Detect Intel Goldmont and Airmont processors
Updated from the model numbers of Goldmont and Airmont processors in Intel64 And IA-32 Processor Architectures Software Developer's Manual Volume 3 Revision 058. * sysdeps/x86/cpu-features.c (init_cpu_features): Detect Intel Goldmont and Airmont processors.
This commit is contained in:
parent
155bc2a502
commit
2e2d9796da
@ -1,3 +1,8 @@
|
|||||||
|
2016-04-15 H.J. Lu <hongjiu.lu@intel.com>
|
||||||
|
|
||||||
|
* sysdeps/x86/cpu-features.c (init_cpu_features): Detect Intel
|
||||||
|
Goldmont and Airmont processors.
|
||||||
|
|
||||||
2016-04-15 Wilco Dijkstra <wdijkstr@arm.com>
|
2016-04-15 Wilco Dijkstra <wdijkstr@arm.com>
|
||||||
|
|
||||||
* string/string.h: Use __GNUC_PREREQ(3,4) for bits/string2.h.
|
* string/string.h: Use __GNUC_PREREQ(3,4) for bits/string2.h.
|
||||||
|
@ -140,6 +140,14 @@ init_cpu_features (struct cpu_features *cpu_features)
|
|||||||
cpu_features->feature[index_arch_Prefer_No_VZEROUPPER]
|
cpu_features->feature[index_arch_Prefer_No_VZEROUPPER]
|
||||||
|= bit_arch_Prefer_No_VZEROUPPER;
|
|= bit_arch_Prefer_No_VZEROUPPER;
|
||||||
|
|
||||||
|
case 0x5c:
|
||||||
|
case 0x5f:
|
||||||
|
/* Unaligned load versions are faster than SSSE3
|
||||||
|
on Goldmont. */
|
||||||
|
|
||||||
|
case 0x4c:
|
||||||
|
/* Airmont is a die shrink of Silvermont. */
|
||||||
|
|
||||||
case 0x37:
|
case 0x37:
|
||||||
case 0x4a:
|
case 0x4a:
|
||||||
case 0x4d:
|
case 0x4d:
|
||||||
|
Loading…
x
Reference in New Issue
Block a user