system/glibc
3
0
Fork 0
Code Issues Projects Releases Wiki Activity

Use LP_SIZE and ASM_ADDR in pthread_once.S

Browse Source
This commit is contained in:
H.J. Lu 2012-05-15 10:24:19 -07:00
parent 592f90e6ec
commit 6cae4b26ca
2 changed files with 9 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
nptl/ChangeLog
View File

@ -1,3 +1,9 @@
2012-05-15 H.J. Lu <hongjiu.lu@intel.com>
* sysdeps/unix/sysv/linux/x86_64/pthread_once.S
(__gcc_personality_v0): Replace 8-byte data alignment with
LP_SIZE alignment and .quad with ASM_ADDR.
2012-05-15 H.J. Lu <hongjiu.lu@intel.com>
* sysdeps/unix/sysv/linux/x86_64/pthread_cond_wait.S: Use

6
nptl/sysdeps/unix/sysv/linux/x86_64/pthread_once.S
View File

@ -188,9 +188,9 @@ clear_once_control:
.hidden DW.ref.__gcc_personality_v0
.weak DW.ref.__gcc_personality_v0
.section .gnu.linkonce.d.DW.ref.__gcc_personality_v0,"aw",@progbits
.align 8
.align LP_SIZE
.type DW.ref.__gcc_personality_v0, @object
.size DW.ref.__gcc_personality_v0, 8
.size DW.ref.__gcc_personality_v0, LP_SIZE
DW.ref.__gcc_personality_v0:
.quad __gcc_personality_v0
ASM_ADDR __gcc_personality_v0
#endif