Rajalakshmi Srinivasaraghavan
bd17ba29eb
powerpc: Avoid misaligned stores in memset
...
As per the section "3.1.4.2 Alignment Interrupts" of the "POWER8 Processor
User's Manual for the Single-Chip Module", alignment interrupt is reported
for misaligned stores in Caching-inhibited storage. As memset is used in
some drivers for DMA (like xorg), this patch avoids misaligned stores for
sizes less than 8 in memset.
2017-09-19 13:55:49 +05:30
..
2010-06-30 09:57:38 -07:00
2017-06-14 10:45:50 +09:30
2016-11-04 09:37:44 -07:00
2017-06-14 10:45:50 +09:30
2017-09-15 15:09:19 -03:00
2017-06-23 11:24:30 +05:30
2017-08-08 17:14:49 +00:00
2017-06-14 10:45:50 +09:30
2017-06-23 10:43:31 +05:30
2017-08-08 17:14:49 +00:00
2017-06-23 10:43:31 +05:30
2017-08-08 17:14:49 +00:00
2017-09-19 13:55:49 +05:30
2017-06-14 10:45:50 +09:30
2017-01-01 00:14:16 +00:00
2017-01-01 00:14:16 +00:00
2017-06-14 10:45:50 +09:30
2017-06-06 09:41:56 +02:00
2017-06-26 22:03:58 +00:00
2010-08-12 09:19:19 -07:00
2010-08-12 09:19:19 -07:00
2017-01-01 00:14:16 +00:00
2015-03-25 15:45:36 +10:30
2015-03-25 15:45:36 +10:30
2017-01-01 00:14:16 +00:00
2017-01-01 00:14:16 +00:00
2017-01-01 00:14:16 +00:00
2017-01-01 00:14:16 +00:00
2017-06-14 10:47:25 +09:30
2017-06-14 10:47:25 +09:30
2017-06-14 10:45:50 +09:30
2017-01-01 00:14:16 +00:00
2017-01-01 00:14:16 +00:00
2017-01-01 00:14:16 +00:00
2013-01-10 10:44:05 +01:00
2017-06-14 10:45:50 +09:30
2014-07-03 08:38:25 -07:00
2017-08-08 17:14:49 +00:00
2017-08-08 17:14:49 +00:00
2017-06-14 10:45:50 +09:30
2017-06-14 10:45:50 +09:30
2017-01-01 00:14:16 +00:00
2010-09-29 12:21:14 -04:00
2017-01-01 00:14:16 +00:00
2017-01-01 00:14:16 +00:00
2013-09-25 13:43:04 -05:00
2017-06-14 10:45:50 +09:30
2017-06-14 10:45:50 +09:30
2017-06-14 10:45:50 +09:30
2017-06-14 10:45:50 +09:30
2017-06-14 10:45:50 +09:30
2017-01-01 00:14:16 +00:00
2017-06-14 10:45:50 +09:30
2017-08-03 15:39:21 +09:30
2017-01-01 00:14:16 +00:00